دانلود کتاب Algorithms and Parallel VLSI Architectures III. Proceedings of the International Workshop Algorithms and Parallel VLSI Architectures III Leuven, Belgium, August 29–31, 1994

توضیحاتی در مورد کتاب به زبان اصلی :

Content:
Preface, Pages v-vi
Algorithms and Parallel VLSI Architectures, Pages 1-9, F. Catthoor, M. Moonen
Subspace Methods in System Identification and Source Localization, Pages 13-23, P.A. Regalia
Pipelining the Inverse Updates RLS Array by Algorithmic Engineering, Pages 25-36, J.G. McWhirter, I.K. Proudler
Hierarchical Signal Flow Graph Representation of the Square-Root Covariance Kalman Filter, Pages 37-48, D.W. Brown, F.M.F. Gaston
A Systolic Algorithm for Block-Regularized RLS Identification, Pages 49-60, J. Schier
Numerical Analysis of a Normalized RLS Filter Using a Probability Description of Propagated Data, Pages 61-72, J. Kadlec
Adaptive Approximate Rotations for Computing the Symmetric EVD, Pages 73-84, J. Götze, G.J. Hekstra
Parallel Implementation of the Double Bracket Matrix Flow for Eigenvalue-Eigenvector Computation and Sorting, Pages 85-96, N. Saxena, J.J. Clark
Parallel Block Iterative Solvers for Heterogeneous Computing Environments, Pages 97-108, M. Arioli, A. Drummond, I.S. Duff, D. Ruiz
Efficient VLSI Architecture for Residue to Binary Converter, Pages 109-115, G.C. Cardarilli, R. Lojacono, M. Re, M. Salerno
A Case Study in Algorithm-Architecture Codesign: Hardware Accelerator for Long Integer Arithmetic, Pages 119-130, C. Riem, J. König, L. Thiele
An Optimisation Methodology for Mapping a Diffusion Algorithm for Vision into a Modular and Flexible Array Architecture, Pages 131-141, J. Rosseel, F. Catthoor, T. Gijbels, P. Six, L. Van Gool, H. De Man
A Scalable Design for Dictionary Machines, Pages 143-154, T. Duboux, A. Ferreira, M. Gastaldo
Systolic Implementation of Smith and Waterman Algorithm on a SIMD Coprocessor, Pages 155-166, D. Archambaud, I. Saraiva Silva, J. Penné
Architecture and Programming of Parallel Video Signal Processors, Pages 167-178, K.A. Vissers, G. Essink, P.H.J. Van Gerwen, P.J.M. Janssen, O. Popp, E. Riddersma, H.J.M. Veendrick
A Highly Parallel Single Chip Video signal Processor, Pages 179-190, K. Rönner, J. Kneip, P. Pirsch
A Memory Efficient, Programmable Multi-Processor Architecture for Real-Time Motion Estimation Type Algorithms, Pages 191-202, E. De Greef, F. Catthoor, H. De Man
Instruction-Level Parallelism in Asynchronous Processor Architectures, Pages 203-214, D.K. Arvind, V.E.F. Rebello
High Speed Wood Inspection Using a Parallel VLSI Architecture, Pages 215-226, M. Hall, A. ström
Convex Exemplar Systems: Scalable Parallel Processing, Pages 227-234, J. Van Kats
Modelling the 2-D FCT on a Multiprocessor System, Pages 235-244, C.A. Christopoulos, A.N. Skodras, J. Cornelis
Parallel Grep, Pages 245-256, J. Champeau, L. Le Pape, B. Pottier
Compiling for Massively Parallel Architectures: A Perspective, Pages 259-270, P. Feautrier
DIV, FLOOR, CEIL, MOD and STEP Functions in Nested Loop Programs and Linearly Bounded Lattices, Pages 271-282, P.C. Held, A.C.J. Kienhuis
Uniformisation Techniques for Reducible Integral Recurrence Equations, Pages 283-294, L. Rapanotti, G.M. Megson
HOPP — A Higher-Order Parallel Programming Model, Pages 295-306, R. Rangaswami
Design by Transformation of Synchronous Descriptions, Pages 307-318, G. Durrieu, M. Lemaître
Heuristics for Evaluation of Array Expressions on State of the Art Massively Parallel Machines, Pages 319-330, V. Bouchitté, P. Boulet, A. Darte, Y. Robert
On Factors Limiting the Generation of Efficient Compiler-Parallelized Programs, Pages 331-339, M.R. Werth, P. Feautrier
From Dependence Analysis to Communication Code Generation: The “Look Forwards” Model, Pages 341-352, Ch. Reffay, G.-R. Perrin
Mapping Complex Image Processing Algorithms onto Heterogeneous Multiprocessors Regarding Architecture Dependent Performance Parameters, Pages 353-364, M. Schwiegershausen, M. Schönfeld, P. Pirsch
Optimal Communication for a Graph Based DSP Chip Compiler, Pages 365-376, H.-K. Kim
Resource-Constrained Software Pipelining for High-Level Synthesis of DSP Systems, Pages 377-388, F. Sánchez, J. Cortadella
A Portable Testbed for Evaluating Different Approaches to Distributed Logic Simulation, Pages 389-400, P. Luksch
A Simulator for Optical Parallel Computer Architectures, Pages 401-412, N. Langloh, H. Sahli, A. Damianakis, M. Mertens, J. Cornelis
Authors index, Page 413